Abstract-Full testability is a desirable property for a minimal logic network. The classical minimal two-level sum of products (SOP) networks are fully testable in some standard fault models. In this paper, the authors investigate the testability of recently introduced three-level logic forms sum of pseudoproducts (SPP), which allow the representation of Boolean functions with much shorter expressions than two-level forms. The authors study their testability under static fault models (FMs), i.e., the stuck-at-fault model (SAFM) and the cellular fault model (CFM). For SPP networks, several minimal forms can be considered. While full testability can be proven in the SAFM for some forms, SPP networks in the CFM are shown to contain redundancies. Finally, the authors propose a method for transforming nontestable networks into testable ones. In the SAFM, the resulting irredundant networks are still minimal. The experimental results are given to demonstrate the efficiency of the approach.
order of magnitude or more, depending on the particular problem being solved. In the case of the length-scale problem, a routine was developed where the domain was divided into subdomains, with each subdomain meshed with a mesh density appropriate for the features being captured. The subdomains were then coupled by the temperatures and heat fluxes at their interfaces and solved individually, iterating until the interface heat fluxes and/or temperatures converged. Depending on the problem being solved, total reductions in CPU expenditures of 90% or more were demonstrated using this technique. Additional performance improvements may be obtainable by combining this technique with parallel computing of the subdomains, although no attempt was made to do so in this paper. The reported techniques help make electrothermal cosimulations with finite-volume-type simulators more practical, thus permitting their use and their associated benefits in coupled simulations of IC devices, including those packaged in hybrids and MCMs.
V. FUTURE RESEARCH NEEDS
Future research needs must focus on both the electrical and the thermal portions of the analysis. The major issues to be addressed are: 1) improving the capabilities of the thermal model to faithfully represent physical devices; 2) increasing further the computational performance by refining and improving the thermal routines and by applying parallel processor techniques; 3) providing methodologies for automatically generating the input files from device layout data; and 4) generating compatible temperature-dependent electrical models.
I. INTRODUCTION
An important aspect of logic synthesis is the problem of deriving high-quality design from the initial specifications. A given Boolean function may be realized by a large variety of circuits, very different in terms of structure. In this framework, the selection of a logic network out of all possible known models (sum of products (SOP) [2] , Reed Muller [3] , EXOR sum of products (EXSOP) [4] , [5] , OR-AND-OR [6] , sum of pseudoproducts (SPP) [7] , [8] , EXOR sum of pseudoproducts (ESPP) [9] , [10] ), is critical and depends on multiple factors. Moreover, it is very difficult to define a theoretical model that captures the problem in its generality. Thus, the objective is to synthesize a circuit that optimizes a cost function involving different factors. In particular, we are interested in the testability of the resulting network.
The standard synthesis is performed with the SOP minimization procedures, leading to two-level circuits. More-than-two level minimization is much harder, but the size of the circuits can significantly decrease.
In this brief we focus on a special three-level network called the sum of 2-pseudoproducts (2-SPP) and on the more general sum of pseudoproducts (SPP), introduced in [8] . This choice is motivated by the fact that the SPP expressions can be seen as a direct generalization of the SOP forms, and among three-level networks, the SPP forms are particularly compact [7] , [11] . An SPP form consists of the OR of pseudoproducts, where a pseudoproduct is the AND of the EXOR of literals. Meanwhile, a 2-SPP form is an SPP expression with the EXOR factors containing at most two literals.
Besides synthesis, testability is a major aspect of the design process. For this, the testability should be considered from the very beginning [12] . Detailed studies on testability have been performed for several Manuscript two-level forms. But to the best of our knowledge, the testability of three-level networks has not been considered so far. In this paper, the testability of the SPP and 2-SPP expressions is studied from a theoretical and practical point of view. We study redundancies of these forms under two static fault models (FMs), i.e., the stuck-at-fault model (SAFM) and the cellular fault model (CFM). In particular, we prove the testability of some minimal forms, and we propose a method to transform the nontestable expressions into testable ones.
The classical SAFM is well-known and is used throughout the industry for many years [13] , [14] and still represents the state-of-theart. In the SAFM, it is assumed that a defect causes a basic cell input or output to be fixed to either 0 or 1. Thus, all failures with this effect will be detected by tests for stuck at faults. The strongest cell-based fault model that controls the correct static behavior of a combinational circuit is the CFM, which tries to completely verify the function computed by each basic cell in the circuit [15] . The investigations with respect to the CFM and the SAFM are usually based on the single fault assumption, i.e., one assumes that there is at most one fault (according to the considered fault model) in the circuit. Under the SAFM, it is proved that general SPP networks, minimized with respect to the number of literals, are free of redundancies by construction. Whereas it can be shown by counter examples that the SPPs, minimized with respect to the number of pseudoproducts, are not fully testable. The same results hold for the specific class of 2 SPPs. Then, the circuits are studied with respect to the more general CFM. In this fault model, SPP forms are shown to contain redundancies, and a characterization of the faulty networks is provided. The experimental results for the SAFM are given to demonstrate the efficiency of the approach.
Furthermore, the nonfully testable networks have been studied in order to improve their testability. In particular, 2-SPP and SPP networks that are minimal with respect to the number of pseudoproducts can be transformed into minimal forms that are fully testable. The approach consists in transforming redundant EXORs into irredundant ones, without losing the minimality of the expression. This paper is organized as follows. In Section II, the notation and definitions are given. The static FMs are introduced and the basics of SPP networks are reviewed. The testability results for the SAFM and the CFM are presented in Section III. In Section IV, we analyze the (negative) results on testability, and show how it is possible to improve the testability of 2-SPP and SPP networks in the SAFM and in the CFM. Finally, in Section V, details on the experimental setup and the practical results are given.
II. PRELIMINARIES

A. Fault Models (FMs)
We recall the definitions of the two classical static FMs: the CFM and the SAFM. In the CFM [15] , it is assumed that a fault modifies the behavior of exactly one node v in a given circuit C and that the modified behavior is still combinational. Since this fault can be detected by observing the incorrect output values of v for one suitable input combination, it suffices to test for faults described as follows.
Definition 1: A cellular fault in C is a tuple (v, I, X/Y ), where v is the faulty node (= fault location), I is an input to v for which v does not behave correctly, and X (Y ) is the output of the correct (faulty) node on input I.
A fault in the SAFM [13] causes exactly one input or output pin of a node in a given circuit C to have a fixed constant value (0 or 1) independently of the values applied to the primary inputs of the circuit. In the following, we simply speak of stuck-at-i (s-a-i) faults.
Let C be a circuit and FM a fault model as defined above.
Definition 2:
An input t to C is a test for a fault F in FM if the primary output values of C on applying t in the presence of F are different from the output values of C in the fault-free case.
The goal of any test pattern generation process is a complete test set for the circuit under test in the considered fault model FM, i.e., a test set that contains a test for each testable fault. The construction of complete test sets require the determination of the faults which are not testable (= redundant), even though it is easy to see that in general, the detection of redundancies is a coNP-complete problem. Redundancies have further unpleasant properties-they may invalidate tests for testable faults and often correspond to locations of the circuit where area is wasted [13] . For this, synthesis procedures which result in nonredundant circuits are desirable. A node v in C is called fully testable if a redundant fault with a fault location v does not exist. If all nodes in C are fully testable, then C is called fully testable.
B. 2-SPP Networks
In this section, we recall some basic definitions from [7] , [11] , and [16] . In a Boolean space {0, 1} n described by n variables x 1 , x 2 , . . . , x n , a 2-EXOR factor is an EXOR with at most two variables, one of which is possibly complemented (an EXOR with just one literal corresponds to the literal itself).
Definition 3: A 2-pseudoproduct is a product of 2-EXOR factors, and a 2-SPP form is a sum of 2-pseudoproducts.
For example,
is a 2-SPP form. A 2-pseudoproduct P of a Boolean function f is prime iff no other 2-pseudoproduct P of f exists, such that P ⊆ P . Observe that unlike products, P is not always obtained from P by deleting one or more factors. For example, the 2-pseudoproduct
Definition 4: A subset of {0, 1} n whose characteristic function can be represented as a 2-pseudoproduct is a 2-pseudocube.
In the space {0, 1} n , the number of different 2-EXOR factors with exactly two literals is 2 · ( n 2 ) = n(n − 1). Thus, in the worst case, 2-SPP forms require a quadratic number of different 2-EXOR gates.
The 2-SPP synthesis problem can be stated as: given a set of points in the Boolean space {0, 1} n , find its minimal cover composed of 2-pseudocubes, where a minimal cover is represented by a sum of 2-pseudoproducts with a minimal number of literals or with a minimal number of 2-pseudoproducts.
Example 1: For the function f represented by the Karnaugh map in Fig. 1 , the following 2-SPP cover is a minimal expression with respect to 2-pseudoproducts:
. The 2-SPP circuit representation is on the right side of the figure. On the other hand, a 2-SPP form minimal with respect to the number of literals is
We can observe that a 2-pseudoproduct corresponds to a system of linear equations, and a 2-pseudocube corresponds to the set of solutions of such a system.
9 corresponds to the system
A 2-pseudocube can be represented with different 2-pseudoproducts corresponding to different linear systems. In order to select the 
, which is minimal with respect to the number of 2-pseudoproducts, and the corresponding 2-SPP circuit representation. smallest 2-pseudoproduct representing a 2-pseudocube, we always consider only systems of maximum rank. Therefore, minimal 2-SPP forms are sums of 2-pseudoproducts whose systems have a maximum rank.
In [16] , a 2-SPP minimization algorithm is proposed. As in the Quine-McCluskey approach, the generation of prime 2-pseudoproducts is performed in steps by successive unions of 2-pseudoproducts. A minimal 2-SPP form is generated by choosing a minimal subset of prime 2-pseudoproducts that covers the original function (this is the classical set-covering step of a Quine-McCluskey optimization).
The SPP forms are a direct generalization of 2-SPP expressions, where the EXOR factors can have an unbounded number of literals. SPP networks were introduced in [8] and studied in [7] , [10] , [11] , [17] , and [18] . An SPP form consists of an OR of pseudoproducts, where a pseudoproduct is the AND of EXORs of literals. More precisely, we call the EXOR factor a single literal, or a string of different literals connected by EXORs. A product P of EXOR factors is a pseudoproduct of the Boolean function f if P ⊆ f . A pseudoproduct P of f is prime if no other pseudoproduct P of f exists such that P ⊆ P . A pseudoproduct is the characteristic function of a set of points denoted as a pseudocube. For example, the function
is an SPP form, while it is not a 2-SPP from.
Similar to the 2-SPP minimization problem, the SPP minimization problem can be stated as follows: "Given a Boolean function f , the SPP minimization problem is the problem of finding a sum of pseudoproducts (SPP) with a minimum number of factors or literals that is a characteristic function for f ." In summary, in the SPP framework pseudocubes and pseudoproducts play the same role of 2-pseudocubes and 2-pseudoproducts in the 2-SPP synthesis.
SPP and 2-SPP networks are usually considered three-level-logic networks; in fact, these forms have three levels of logic gates (EXOR, AND, OR). In some technologies (e.g., CMOS), EXOR gates are expensive, and are reduced to an OR of AND gates, e.g., x ⊕ y = xy + xy. Therefore, in this case, we use a cost function where a k-input EXOR gate costs 4(k − 1), and k-input OR/AND gates cost k. This cost corresponds to the CMOS cost described in [19] . On the other hand, if we consider FPGA [20] technologies, EXORs with a bounded number of literals are directly implemented. In [19] , a different cost function is proposed for the FPGA realization of the networks, where the cost of k-input EXOR gates is, in general, the same with that of k-input AND/OR gates.
III. TESTABILITY
In this section, we study the testability of 2-SPP and SPP networks under the SAFM and the more general CFM. In particular, we classify the fully testable minimal forms, and we describe the cases where we cannot guarantee the full testability from minimality. This characterization will be exploited in Section IV for deriving irredundant networks from nontestable ones.
A. Testability in the SAFM
As observed in Section II-B, two different notions of cost function exist for the minimization of 2-SPP (SPP) forms.
1) The cost function is the total number of 2-pseudoproducts (pseudoproducts) in the form.
2) The cost function is the total number of literals in the form.
In both cases, the minimal forms are prime and irredundant. The full testability of 2-SPP and SPP forms is guaranteed only in the second case, as proven below, while forms minimized with respect to the number of pseudoproducts may contain redundancies.
1) 2-SPP Networks:
We first consider 2-SPP forms minimal with respect to the number of 2-pseudoproducts.
Theorem 1: 2-SPP forms minimal with respect to the number of 2-pseudoproducts are not fully testable.
Proof: We provide a counter-example. Consider the function f = {0101, 0110, 1001, 1010, 1101, 1110}. There are three prime 2-pseudoproducts for f :
, and x 1 (x 3 ⊕ x 4 ). The sum of any couple of them provides a 2-SPP form, prime and irredundant, minimal with respect to the number of 2-pseudoproducts.
Let us choose the form f = (
. Suppose that there is a s-a-0 at the input x 2 of the gate (x 1 ⊕ x 2 ). In this case, the output of the 2-pseudoproduct (x 1 ⊕ x 2 )(x 3 ⊕ x 4 ) is identical to the output of x 1 (x 3 ⊕ x 4 ). Therefore, the faulty network is equivalent to
, which is exactly the original function f .
We now consider 2-SPP forms minimal with respect to the number of literals. We first need a preliminary result. Recall that 2-SPP networks are composed of three levels of logic: a level of two EXORs whose inputs are the variables; a level of ANDs whose inputs are the outputs of the EXOR layer; and an OR of the outputs of the AND layer.
Lemma 1: All possible values can be applied to the inputs of the AND layer of a minimal 2-SPP network.
Proof: Recall that a 2-pseudoproduct can be seen as a linear system. In a minimal 2-SPP form, each 2-pseudoproduct contains a number of two-EXOR factors equal to the rank of its system. In other words, the equations in the corresponding system are linearly independent. This means that the outputs of the EXOR gates are independent, i.e., the inputs to the AND layer have all the possible values.
Theorem 2: 2-SPP forms which are minimal with respect to the number of literals are fully testable.
Proof: Since 2-SPP forms are prime and irredundant, the proof of the full testability for AND and OR gates is the same as for SOP forms. In fact, as proven in Lemma 1, the inputs to the AND gates are directly controllable, i.e., all possible values can be applied. Then, we are left only with the case of a s-a-fault at the inputs of EXOR gates. We prove by contradiction that any fault can be tested.
Let (x i ⊕ x j )p + s be a representation of f in a 2-SPP form minimal with respect to the number of literals, where p is a 2-pseudoproduct and s is the rest of the form. Let us consider the case x i ≡ 0, i.e., s-a-0 in x i . Then, the network computes the faulty function f F = x j p + s. By contradiction, suppose that f F ≡ f , then
Since the 2-pseudocubes represented by the 2-pseudoproducts x j x i p and x j x i p have an empty intersection, the last equality implies that they must be both covered by s, and this implies that s covers x i p. Therefore, f contains (x i ⊕ x j )p and x i p. We now observe that
In fact, we have
Therefore, we reach a contradiction to the minimality with respect to the number of literals of the 2-SPP form for f . The minimal 2-SPP form for f would be x j p + s instead of (x i ⊕ x j )p + s.
The case of negated variables is identical. An analogous proof holds for the a s-a-1 fault.
2) SPP Networks: SPP networks have an unbounded number of literals in the EXOR gates. If we consider forms minimal with respect to the number of pseudoproducts, then we have the same result as for 2-SPP networks, since the counter example given in the proof of Theorem 1 still holds.
We now consider SPP forms minimal with respect to the number of literals. The result is analogous to the one for 2-SPP forms.
Theorem 3: SPP forms which are minimal with respect to the number of literals are fully testable.
Proof: Following the proof for 2-SPP forms, we now have to prove the testability of general EXOR gates. Let (x i ⊕ h)p + s be a representation of f in the SPP form minimal with respect to the number of literals, where h is an EXOR factor, not including x i , p is a pseudoproduct, and s is the rest of the minimal SPP form.
Let us consider the case x i ≡ 0, i.e., s-a-0 in x i . Then, the network computes the faulty function f F = hp + s. By contradiction, suppose that f F ≡ f , then
Since the pseudocubes represented by pseudoproducts hx i p and hx i p have an empty intersection, the last equality implies that they must be both covered by s, and this implies that s covers x i p. Therefore, f contains (x i ⊕ h)p and x i p. We now observe that
Therefore, we reach a contradiction to the minimality with respect to the number of literals of the SPP form for f . Indeed, a minimal form for f would be hp + s instead of (x i ⊕ h)p + s. An analogous proof holds for the s-a-1 fault. However, SPP networks are defined once a variable ordering is fixed in practice. In this case, the above theorem, which refers to SPP forms minimal with respect to any possible variable ordering, does not hold any more. Moreover, as shown below, SPP forms minimal with respect to a fixed variable ordering are no longer fully testable.
Let us consider minimal SPP forms depending on a variable ordering (for more details on SPP networks, see [7] , [8] , and [11] ). For example, consider the Boolean function f = {0011, 0100, 1000, 1111}, and the variable ordering o = x 1 < x 2 < x 3 < x 4 . The function f is indeed a pseudocube, and its minimal SPP network, with respect to the variable ordering o, is (
Meanwhile, if we choose the variable ordering x 3 < x 1 < x 2 < x 4 , then a minimal SPP form is (x 3 ⊕ x 1 ⊕ x 2 )(x 3 ⊕ x 4 ), which contains less literals than the former form. In the case of 2-SPP networks, the number of literals in a minimal form is independent of the variable ordering (see [16] for more details); for this reason, the testability theorem holds in any case.
If we fix an ordering, then the proof of testability given above cannot be applied anymore, as the following counter example shows. Consider the function f = {00011, 00100, 00110, 01001, 01011, 01110, 10001, 10011, 10110, 11011, 11100, 11110}. Once the variable ordering o = x 1 < x 2 < x 3 < x 4 is fixed, there are eleven prime pseudoproducts for f . A minimal form for f in the variable ordering o is given below.
Suppose that there is a s-a-0 at the input x 4 of the gate (x 1 ⊕ x 2 ⊕ x 3 ⊕ x 4 ). In this case, the faulty function is
It is easy to verify that
is not represented in the order o. Therefore, it is not in the set of the 11 prime pseudoproducts used to form the minimal expression. In this case, the fault cannot be detected because f is indeed in the minimal form with respect to the variable ordering o and f ≡ f F . Of course, if we do not fix a variable ordering, then
is not a minimal form for f .
In summary, we can formally state the following Theorem 4: SPP forms which are minimal with respect to the number of literals in a fixed variable ordering are not fully testable.
B. Testability in the CFM
In this section, we investigate the testability of 2-SPP networks when cellular faults are considered. The CFM is the strongest static fault model. The untestability results shown in this section are therefore not surprising. However, the interesting side of this study is that we can determine exactly where the redundancies come from, and this can be very useful for developing techniques for improving the testability of the networks, as shown in Section IV.
1) SOP Networks:
Since 2-SPP networks consist of an SOP network with an additional level of EXORs, we first review some results concerning the testability of the SOP networks. Formal proofs of these results can be found in [21] . 
2) 2-SPP Networks:
We now study the testability of 2-SPP forms and consider only forms minimal with respect to the number of literals.
Recall that the EXOR level of a 2-SPP network is followed by an SOP. This SOP receives all possible 0 and 1 combinations as inputs. Since we have already studied the testability of the SOP forms, it is sufficient to consider only the EXOR gates.
A faulty 2-EXOR gate can compute one out of 15 different functions, which can be classified with respect to testability in six classes (four testable and two possibly nontestable).
Let f = (x i ⊕ x j )p + s, where p is a 2-pseudoproduct and s is a 2-SPP form. The gate that should compute x i ⊕ x j computes another function g over x i and x j , and f F = gp + s. Testable classes 1) g is a constant function. The testability follows from the result for stuck-at faults. 2) g = x i x j or g = x i x j . The testability follows from the fact that a redundancy would imply that (x i ⊕ x j )p is covered by s, which is in contradiction to the minimality of the SPP for f .
follows from the fact that a redundancy would imply that (x i ⊕ x j )p is covered by s, and therefore p would be an implicant of f , which is in contradiction to the primality of (
The testability follows from the fact that a redundancy would imply that s covers x j p, x i p, x j p, x i p, respectively, which is in contradiction to the minimality of the SPP for f . Nontestable classes
is not covered by s.
Lemma 4:
The faulty 2-EXOR gates in classes 1-4 are testable, and the faulty 2-EXOR gates in classes 5 and 6 can be nontestable.
A formal proof for the above statements can be found in [21] .
IV. IMPROVING THE TESTABILITY OF 2-SPP AND SPP NETWORKS
We have seen in the previous sections that 2-SPP networks minimal with respect to the number of 2-pseudoproducts, and in general SPP networks, are not fully testable in the SAFM. Moreover, 2-SPP and SPP networks minimal with respect to the number of literals are not testable in the CFM. We now exploit these results in order to understand the reasons why certain networks may contain redundancies, and to consequently improve their testability. As we will see, it is possible to identify some structural properties of the covers that guarantees their full testability in the SAFM and the testability of the EXOR gates in the CFM. In this section we will show how to transform nontestable-EXOR gates into testable gates.
A. Stuck-at-Fault Model (SAFM) 1) 2-SPP Networks Minimal With Respect to the Number of 2-Pseudoproducts:
We show how to transform a minimal 2-SPP network into an equivalent fully testable network, which is still minimal with respect to the number of 2-pseudoproducts.
Let f be a Boolean function and C be a 2-SPP covering for f , minimal with respect to the number of 2-pseudoproducts. Our main idea is that of changing C in such a way that the deletion of any literal in an EXOR factor (operation equivalent to a s-a-0 or a s-a-1 at inputs to an EXOR gate) changes the function.
For any 2-pseudoproduct (x i ⊕ x j )p, where x i and x j are literals and p is a 2-pseudoproduct, consider the function g representing the cover C \ {(x i ⊕ x j )p}. Now suppose that the function g covers x i p. Then, we can substitute (x i ⊕ x j )p with x j p in C, without changing the covered function f . In fact, as we have already observed in the proof of Theorem 2,
Suppose that we have removed all the nontestable EXORs from x i p. The new 2-pseudoproduct x i p could not be fully testable since it is not prime (primality is essential to prove the testability of AND gates.) We can replace x i p with a 2-pseudoproduct q obtained from x i p, removing the maximal number of factors keeping q in f . It is easy to verify that the EXOR and AND gates of q are now fully testable.
Otherwise, if the function g does not cover x i p, we can check whether it covers one of the following 2-pseudoproducts: x j p, x i p, or x j p, and we can modify the cover C, replacing (x i ⊕ x j )p with (the maximal 2-pseudoproduct obtained by deleting factors from) x i p, or x j p, or x i p, respectively, without changing f , as it can be easily verified.
Observe that the overall number of 2-pseudoproducts in C do not change after such an operation. Indeed, we replace a 2-pseudoproduct with just another one if necessary.
Repeating such operation for any 2-pseudoproduct, we can transform the cover C into an equivalent cover C , which contains the same number of 2-pseudoproducts and satisfies the following property
where x i and x j are literals, p is a 2-pseudoproduct, and g is the function representing the cover C \ {(
Note that a 2-SPP cover minimal with respect to the number of literals always satisfies (1). Indeed, the new cover C has a smaller number of literals than C.
Example 3: Consider the function f represented in the Karnaugh map in Fig. 2 and the cover C represented on the left side:
First, let us consider the 2-pseudoproduct (x 1 ⊕ x 4 )x 3 . According to the previous observations, it is fully testable since it satisfies (1). Now, considering the 2-pseudoproduct (x 1 ⊕ x 2 )x 3 x 4 , we can observe that it is not fully testable. In fact,
in particular by the product x 1 x 4 ; thus, (1) is not satisfied. In other words, a s-a-0 of x 2 in (x 1 ⊕ x 2 )x 3 x 4 would produce a nontestable fault.
We can now replace the 2-pseudocube (x 1 ⊕ x 2 )x 3 x 4 with x 2 x 3 x 4 (corresponding to the points 0111, 1111), as represented in the cover on the right side of the figure. It is easy to verify that x 2 x 3 x 4 cannot be further reduced into x 3 x 4 , or x 2 x 4 , or x 2 x 3 . Therefore, the new cover (x 1 ⊕ x 4 )x 3 + x 1 x 4 + x 2 x 3 x 4 is minimal with respect to the number of 2-pseudoproducts and it is fully testable.
We finally prove that the new cover is fully testable. Lemma 5: Let f be a Boolean function, and C a 2-SPP cover for f satisfying (1) . Then, C is fully testable.
Proof: We prove by contradiction that any fault in an EXOR gate of C can be tested. Let (x i ⊕ x j )p be a 2-pseudoproduct in C and s be the rest of the cover in a 2-SPP form, i.e., C = (x i ⊕ x j )p + s. We must consider four cases: a s-a-0 in x i , a s-a-1 in x i , a s-a-0 in x j , and a s-a-1 in x j .
Let us consider the case where x i ≡ 0, i.e., s-a-0 in x i . Then, the network computes the faulty function f F = x i p + s. By contradiction, suppose that f F ≡ f , then
Since the two 2-pseudoproducts x i x j p and x i x j p have an empty intersection, the last equality implies that s must cover both of them, which in turn implies that s covers x i p, which is in contradiction with the fact that C satisfies (1).
Let us consider the case where x i ≡ 1, i.e., s-a-1 in x i . Then, the network computes the faulty function f F = x i p + s. By contradiction, suppose that f F ≡ f , then
Since the two 2-pseudoproducts x i x i p and x i x i p have an empty intersection, the last equality implies that s must cover both of them, which in turn implies that s covers x i p, which is in contradiction with the fact that C satisfies (1).
The remaining two cases are analogous. In summary, we can formally state the following Theorem 5: 2-SPP forms which are minimal with respect to the number of 2-pseudoproducts can always be transformed into fully testable 2-SPP forms, which is still minimal with respect to the number of 2-pseudoproducts.
2) SPP Networks: The previously described technique can be generalized in order to make general SPP networks fully testable. The idea is still that of making the network sensitive to the deletion of literals in its EXOR factors. Let f be a Boolean function, C be an SPP covering for f , which is minimal with respect to the number of pseudoproducts, and (x i ⊕ h)p be a pseudoproduct in C, where x i is a literal, h is an EXOR factor not including x i , and p is a pseudoproduct. Consider the function g representing the cover C \ {(x i ⊕ h)p}. If g covers x i p (or x i p), we replace (x i ⊕ h)p with (the maximal 2-pseudoproduct obtained by deleting factors from) hp (or hp) in C, without changing the covered function, nor the number of pseudoproducts in the cover.
Repeating the same operation for any other literals in h, for any other EXOR factor in p, and finally for any other pseudoproduct in the cover, we can transform C into an equivalent cover C , which contains the same number of pseudoproducts and satisfies the following property
where x i is a literal, e is an EXOR factor, and g is the function representing the cover C \ {ep}. Generalizing the proof of Lemma 5 to this context, it is easy to verify that an SPP cover satisfying (2) is fully testable.
In summary, we can formally state the following Theorem 6: SPP forms which are minimal with respect to the number of pseudoproducts can always be transformed into fully testable SPP forms, which is still minimal with respect to the number of pseudoproducts.
Note that while the minimality is hard to check, the properties guaranteeing the testability of the network [(1) and (2)] can be easily verified. As a final remark, we can observe that (2) can also be exploited in order to make testable SPP expressions minimal with respect to the number of literals in a fixed variable ordering. Indeed, given such an SPP expression, we can fix all possible redundancies by changing its pseudoproducts in order to derive a new expression satisfying (2) . Observe that the overall size of the new expression, measured by the number of literals, decreases; this new expression is not represented in the fixed ordering in any case. This is not a problem, since we fix the order of the variables only for decreasing the computational time of our algorithms.
B. Cellular Fault Model (CFM)
2-SPP networks minimal with respect to the number of literals, and SPP networks in general, are not fully testable in the CFM. This is a consequence of the nontestability of SOP networks in this model, and of the nontestability of the EXOR gates.
Following the approach described for the SAFM, here, we describe how the faulty EXOR gates in a 2-SPP network can be made testable.
Let f = (x i ⊕ x j )p + s, where p is a 2-pseudoproduct and s is a 2-SPP form. As we have seen in Section III-B2, if the EXOR gate is faulty and computes x i x j , x i x j , x i + x j or x i + x j , then the fault may not be testable. More precisely, the fault is not testable iff x i x j p, x i x j p, x i x j p, and x i x j p are covered by s.
Thus, the idea is that of changing the cover C of a function is such a way that the new cover C satisfies the following property:
where x i and x j are literals, p is a 2-pseudoproduct, and g is the function representing the cover C \ {(x i ⊕ x j )p}. Note that (3) implies (1). It is not difficult to verify that the 2-SPP cover C can be transformed into a 2-SPP cover C satisfying (3) the following conditions. Observe that in the first two cases, the number of 2-pseudoproducts does not change, and the cost in literals decreases if the 2-pseudoproducts that replace (x i ⊕ x j )p are reduced in order to maintain the AND testability; while in the last two cases, the number of 2-pseudoproducts increases.
V. EXPERIMENTAL RESULTS
In this section, experimental results for the SAFM are reported. The methods described above have been implemented in C. The experiments were ran on a Pentium III 450-MHz CPU with 128 MB of main memory. The three-level forms have been optimized using the tools described in [16] and the generated networks have been written as Berkeley Logic Interchange Format (BLIF) files. The correctness of the synthesis process and the testability analysis have been studied using sequential interactive synthesis (SIS) [22] . The benchmarks are taken from LGSynth93 [23] .
The number of redundancies under the SAFM is given in Table I . If SOPs are minimized, i.e., they are prime and irredundant, the corresponding networks are also fully testable. But compared to 2-SPP forms, they are significantly larger in size (see Table II and description below). As predicted by the theoretical results in Section III, we can observe that 2 SPPs are fully testable in the SAFM (see Theorem 2), while SPPs may contain redundancies. Indeed, the redundancies in SPP networks are due to the heuristic used for their synthesis (in the set covering step), and to the fact that the variable ordering in the minimization algorithms is fixed (see Theorem 4) . But also in this case, the number of redundancies is low. The last column (SPP a.r.r.) indicates the number of redundancies after the application of the redundancy removal technique described in Section IV. As expected, all redundancies have been removed.
We have then compared the area and delay of the nonfully testable SPP circuits of the benchmarks m4, mlp4, root, and squar5, with the area and delay of their fully testable versions, obtained by applying the redundancy removal technique explained in Section IV. To achieve this, we have run our experiments using the SIS system with the mcnc library for the technology mapping. The area and delay measured in the SIS system after the technology mapping have been reported in Table II for two level SOPs and three-level 2 SPPs and SPPs (before and after the redundancies removal). SOP networks are generated with Espresso in the SIS environment. Column SPP a.r.r. in Table II reports the area and delay of the four nonfully testable benchmarks computed after the redundancy removal.
We can observe how 2-SPP networks are significantly smaller in size than SOPs and SPPs (see for example the benchmarks m4 and dist in Table II) .
In summary, the experiments show that 2-SPP forms provide a very good compromise between the compact representation, the complexity of the minimization process, and testability. Besides being more efficient than the SOP regarding area, they are so far the only three-level forms that ensure full testability of the resulting circuit by construction.
VI. CONCLUSION
In this paper, we studied for the first time the testability of minimal 2-SPP and SPP networks for two static FMs, i.e., the SAFM and the CFM. For specific classes, i.e., 2 SPPs and SPPs minimal with respect to the number of literals in any variable ordering, a full testability has been proven for the SAFM, while for other classes, counter examples were provided. Networks that are not fully testable have been studied in order to improve their testability. 2-SPP and SPP networks minimal with respect to the number of pseudoproducts can be transformed into minimal fully testable forms.
The redundancy removal technique is a post-processing method, i.e., it is applied after the miminization of the network. Future work includes developing a synthesis approach that directly incorporates this technique during the minimization process.
